Terminals and Ports

Jan C. Willems
ESAT, K.U. Leuven, B-3001 Leuven, Belgium
Email: Jan.Willems@esat.kuleuven.be
URL: http://www.esat.kuleuven.be/∼jwillems

***Abstract*— The behavioral approach to dynamical systems is applied to electrical circuits. This offers an attractive way to introduce circuits pedagogically. An electrical circuit is a device that interacts with its environment through wires, called terminals. On each terminal, there are two interaction variables, a potential and a current. Interconnection of circuits is viewed as terminals that share their potential and their current after interconnection. A port is a set of terminals that satisfy port-KVL and port-KCL. If terminals $\{1,2,\dots,p\}$ form a port, and V_k denotes the potential and I_k the current at the k-th terminal, then we define the power that flows into the circuit at time t along these p terminals as $V_1(t)I_1(t)+V_2(t)I_2(t)+\cdots+V_p(t)I_p(t)$, and the energy that flows into the circuit along these p terminals during the time-interval $[t_1,t_2]$ as $\int_{t_1}^{t_2}\big(V_1(t)I_1(t)+V_2(t)I_2(t)+\cdots+V_p(t)I_p(t)\big)\,dt$. These expressions for power and energy are not valid unless the set of terminals forms a port. We conclude that terminals are for interconnection, and ports are for energy transfer. We formulate a conjecture that states that a connected RLC circuit forms a 1-port.**

I. Introduction

The aim of this article is to explain the distinction that should be made in physical systems between interconnection of systems on the one hand, and energy transfer between systems on the other hand. Interconnection happens via terminals, while energy transfer happens via ports. We consider systems that interact through terminals, as wires for electrical circuits.

We use the behavioral approach [7] as a pedagogically attractive way to discuss mathematical models and dynamical systems, and, in particular, electrical circuits.

II. Circuits

We view an electrical circuit as a device, a black-box, with wires, called terminals, through which the circuit can interact with its environment (see Figure 1). The interaction takes place




Fig. 1. An electrical circuit

through two real variables, *a potential and a current*, at each terminal. The current is counted positive when it flows into the circuit. For the basic concepts of circuit theory, see [2], [3], or [5]. The setting developed in [5] has the same flavor as our approach.

An N-terminal electrical circuit is a dynamical system $\Sigma=(\mathbb{R},\mathbb{R}^{2N},\mathscr{B})$, with time axis $\mathbb{R}$, signal space $\mathbb{R}^{2N}$, and behavior $\mathscr{B}$ a subset $\mathscr{B}\subseteq\big(\mathbb{R}^{2N}\big)^{\mathbb{R}}$; $(V,I)\in\mathscr{B}$ means that the time-function $(V,I)=(V_1,V_2,\dots,V_N,I_1,I_2,\dots,I_N):\mathbb{R}\to\mathbb{R}^N\times\mathbb{R}^N$ is compatible with the architecture and the element values of the circuit.

Circuit properties are defined in terms of the behavior.

- A circuit obeys *Kirchhoff's voltage law* (KVL) if $(V_1,\dots,V_N,I_1,\dots,I_N)\in\mathscr{B}$ and $\alpha:\mathbb{R}\to\mathbb{R}$ imply $(V_1+\alpha,\dots,V_N+\alpha,I_1,\dots,I_N)\in\mathscr{B}$.
- A circuit obeys *Kirchhoff's current law* (KCL) if $(V_1,\dots,V_N,I_1\dots,I_N)\in\mathscr{B}$ implies $I_1+\cdots+I_N=0$.
- A circuit is *linear* if $\mathscr{B}$ is a linear subspace of $\big(\mathbb{R}^{2N}\big)^{\mathbb{R}}$.

A circuit obeys KVL if the behavioral equations contain only the differences V_i-V_j for $i,j\in\{1,2,\dots,N\}$. KVL means that the potentials are defined up to an arbitrary additive constant (that may change in time). KCL means that the circuit stores no net charge. Linearity means that the superposition principle holds.

The behavior of the classical linear circuit elements are defined by equations. For the 2-terminal elements, we have

$$\begin{aligned}&\textit{resistor:} && V_1-V_2=RI_1, && I_1+I_2=0,\\ &\textit{capacitor:} && C\frac{d}{dt}(V_1-V_2)=I_1, && I_1+I_2=0,\\ &\textit{inductor:} && V_1-V_2=L\frac{d}{dt}I_1, && I_1+I_2=0,\end{aligned}$$

while for the 4-terminal elements, we have

transformer:

$$V_1-V_2=n(V_3-V_4),\ nI_1+I_3=0,\ I_1+I_2=0,\ I_3+I_4=0,$$

gyrator:

$$V_1-V_2=gI_3,\ V_3-V_4=-gI_1,\ I_1+I_2=0,\ I_3+I_4=0.$$

The *transistor* is a 3-terminal element. Denote the terminals by $\{e,c,b\}$. In the case of a *pnp* transistor, the behavioral equations are of the form

$$I_e=f_e(V_e-V_b,V_c-V_b),I_c=f_c(V_e-V_b,V_c-V_b),I_e+I_c+I_b=0.$$

An n-terminal *connector* is an element with equations

$$V_1=V_2=\cdots=V_n,\qquad I_1+I_2+\cdots+I_n=0.$$

III. Interconnection

We view interconnection as the connection of terminals, as shown in Figure 2. We start with two circuits, one with N




Fig. 2. Interconnection

terminals, labeled $\{1,2,\ldots,N\}$, and one with N' terminals, labeled $\{N+1,N+2,\ldots,N+N'\}$. We assume that one terminal (terminal N) of the first circuit is connected to another terminal (terminal $N+1$) of the second circuit. The interconnection equations are $V_N = V_{N+1}$, $I_N + I_{N+1} = 0$. Interconnection yields a new circuit with $N+N'-2$ terminals, and the interconnected dynamical system $(\mathbb{R}, \mathbb{R}^{2(N+N'-2)}, \mathscr{B}_1 \sqcap \mathscr{B}_2)$, with behavior $\mathscr{B}_1 \sqcap \mathscr{B}_2$ defined in terms of the behavior $\mathscr{B}_1$ of the first circuit and $\mathscr{B}_2$ of the second as follows. We consider the connected terminals as internal to the interconnected circuit, and hence not part of $\mathscr{B}_1 \sqcap \mathscr{B}_2$.

$$\begin{aligned}\mathscr{B}_1 \sqcap \mathscr{B}_2 := \{&(V_1,V_2,\ldots,V_{N-1},V_{N+2},V_{N+3},\ldots,V_{N+N'},\\ &I_1,I_2,\ldots,I_{N-1},I_{N+2},I_{N+3},\ldots,I_{N+N'}) \mid \exists\ V,I \text{ such that}\\ &(V_1,V_2,\ldots,V_{N-1},V,I_1,I_2,\ldots,I_{N-1},I) \in \mathscr{B}_1, \text{ and}\\ &(V,V_{N+2},V_{N+3},\ldots,V_{N+N'},-I,I_{N+2},I_{N+3},\ldots,I_{N+N'}) \in \mathscr{B}_2\}.\end{aligned}$$

The idea is that the connected terminals share the potential, $V = V_N = V_{N+1}$, and the current (up to a sign), $I = I_N = -I_{N+1} = 0$, after interconnection. Once we define the connection of two terminals, we arrive at the connection of more terminals of two or more circuits by connecting one terminal at the time.

Interconnection preserves many circuit properties. In particular, if $\mathscr{B}_1$ and $\mathscr{B}_2$ obey KVL, or KCL, or are linear, then so does $\mathscr{B}_1 \sqcap \mathscr{B}_2$.

IV. Ports

In this section, we introduce a notion that is essential to the energy exchange of a circuit with its environment and between circuits. Consider an N-terminal circuit, and single




Fig. 3. Port

out p terminals, which we take to be the first p terminals.

$$\begin{aligned}&\text{The set of terminals } \{1,2,\ldots,p\} \text{ forms a } \textit{port} :\Leftrightarrow\\ &[\![(V_1,\ldots,V_p,V_{p+1},\ldots,V_N,I_1,\ldots,I_p,I_{p+1},\ldots,I_N) \in \mathscr{B},\\ &\text{and } \alpha : \mathbb{R} \to \mathbb{R}]\!] \Rightarrow\\ &[\![(V_1+\alpha,\ldots,V_p+\alpha,V_{p+1},\ldots,V_N,I_1,\ldots,I_p,I_{p+1},\ldots,I_N) \in \mathscr{B}\\ &\text{and } I_1+\cdots+I_p = 0]\!].\end{aligned}$$

We call these relations respectively *port-KVL* and *port-KCL*. The first condition is equivalent to asking that the behavioral equations contain the variables V_i for $i \in \{1,2,\ldots,p\}$ only through the differences $V_i - V_j$ for $i,j \in \{1,2,\ldots,p\}$.

KVL and KCL imply that all the terminals combined form a port, and if terminals $\{1,2,\ldots,p\}$ form a port, then so do terminals $\{p+1,p+2,\ldots,N\}$. If terminals $\{1,2,\ldots,p\}$ form a port, then we call this set of terminals a p-terminal port. If the circuit terminals are partitioned into the ports $\{1,\ldots,p_1\},\{p_1+1,\ldots,p_1+p_2\},\ldots,\{p_1+\cdots+p_{k-1}+1,\ldots,p_1+\cdots+p_{k-1}+p_k = N\}$, then we call the circuit a k-port consisting of p_1-, …, p_k-terminal ports.

If the set of terminals $\{1,2,\ldots,p\}$ form a port, then we define the *power* that flows into the circuit at time t along these p terminals to be equal to

$$\boxed{\text{power} \;=\; V_1(t)I_1(t)+V_2(t)I_2(t)+\cdots+V_p(t)I_p(t),}$$

and the *energy* that flows into the circuit along these p terminals during the time-interval $[t_1,t_2]$ to be equal to

$$\boxed{\text{energy} \;=\; \int_{t_1}^{t_2} (V_1(t)I_1(t)+V_2(t)I_2(t)+\cdots+V_p(t)I_p(t))\,dt.}$$

These formulas for power and energy are not valid *unless these terminals form a port!* In particular, it is not possible to speak about the energy that flows into the circuit along a single wire — a conclusion that is physically evident. Power and energy flow are not 'local' physical entities, but they involve 'action at a distance', they require more than one terminal.

Resistors, capacitors, and inductors are 2-terminal 1-ports. Transformers and gyrators are 2-terminal 2-ports. Terminals $\{1,2\}$ and $\{3,4\}$ of a transformer and a gyrator form 1-ports, and the energy that flows into the port $\{1,2\}$ is equal to the energy that flows out of the port $\{3,4\}$. A transistor is a 3-terminal 1-port, and a connector that connects n terminals an n-terminal 1-port. A 2-terminal circuit that consists of the interconnection of circuits that all satisfy KVL and KCL form a 1-port, since KVL and KCL are preserved under interconnection. In particular, a 2-terminal circuit that is composed of resistors, capacitors, inductors, transformers, gyrators, connectors, etc. forms a port. However, a pair of terminals of a circuit with more than two terminals rarely form a port.




Fig. 4. A transmission line

For the circuit shown in Figure 4, the terminals $\{1,2,3,4\}$ form a port, but there is no reason why the terminal pairs $\{1,2\}$ and $\{3,4\}$ should form ports. In particular, it is not possible to discuss the relation between the energy that flows from the terminals $\{1,2\}$ to the terminals $\{3,4\}$.

In order to make the terminal pairs $\{1,2\}$ and $\{3,4\}$ of the transmission line in Figure 4 into ports, one can add unit transformers, as shown in Figure 5.




Fig. 5. A transmission line with unit transformers

V. Internal ports

In order to study the energy flow inside a circuit, we introduce in this section circuits with both external and internal terminals. Consider a circuit with N external terminals and N' internal terminals, as shown in Figure 6. By disconnecting the internal terminals, we obtain a circuit with $N+2N'$ external terminals. After interconnecting the terminal pairs $\{1',N'+1\},\{2',N'+2\},\ldots,\{N',2N'\}$, we return to the original circuit with the N external and the N' internal terminals. We can




Fig. 6. A circuit with internal terminals

now study the port structure of the disconnected circuit with $N+2N'$ terminals. This circuit has in general *external ports*, consisting of only external terminals, *internal ports*, consisting of only internal terminals, and *mixed ports*, consisting of both external and internal terminals. The internal ports allow to consider the power and energy flow between internal parts of a circuit.

For example, it is possible to consider the energy transferred into the terminals $\{1,2\}$ and $\{3,4\}$ of the circuit shown in Figure 7, since these pairs of terminals form internal ports.




Fig. 7. A terminated transmission line

VI. Terminals are for interconnection, ports for energy transfer

As explained before, interconnection means that certain terminals share the same potential and current (up to a sign). This is distinctly different from stating that power or energy flows from one side of an interconnection to the other side. Power and energy involve ports, and this requires consideration of more than one terminal at the time. For example, the two




Fig. 8. Interconnected circuits

circuits in Figure 8 share four terminals, but it is not possible to speak of the energy that flows from circuit 1 to circuit 2, unless the connected terminals form internal ports, and it is not possible to speak about the energy that flows from the environment into circuit 1, or from the environment into circuit 2, unless the external terminals of circuit 1 and of circuit 2 form ports. Of course KVL and KCL imply that the complete set of external terminals of the interconnected system form a port.

Setting up behavioral equations of a circuit involves interconnection and variable sharing. Exchange of power and energy involves ports. Interconnections need not involve ports or power and energy transfer. These observations put into perspective power-based modeling methodologies of interconnected systems, as bond graphs [6], [4]. In [7] we propose a modeling methodology for interconnected systems based on *tearing, zooming, and linking*, which involves interconnection by sharing variables, but in which power considerations do not take a central place.

VII. Circuits with 2-terminal ports

A $2N$-terminal circuit that consists of N pairs of terminals $\{1,2\},\{3,4\},\ldots,\{2N-1,2N\}$ that all form 1-ports can be described in terms of $2N$ port variables, N voltages and N currents, instead of $4N$ terminal variables, $2N$ potentials and $2N$ currents. The $2N$-terminal circuit $\Sigma_{\text{terminal}} = \big(\mathbb{R},\mathbb{R}^{4N},\mathscr{B}_{\text{terminal}}\big)$ leads to the N-port circuit $\Sigma_{\text{port}} = \big(\mathbb{R},\mathbb{R}^{2N},\mathscr{B}_{\text{port}}\big)$ with behavior defined by

$$\mathscr{B}_{\text{port}} := \{(V_1,V_2,\ldots,V_N,I_1,I_2,\ldots,I_N) : \mathbb{R} \to \mathbb{R}^{2N} \mid (V_1,0,V_2,0,\ldots,V_N,0,I_1,-I_1,I_2,-I_2,\ldots,I_N,-I_N) \in \mathscr{B}_{\text{terminal}}\}.$$

The port description is more parsimonious than the terminal description, since it involves only half as many variables.

Classical circuit theory has focusses on elements that have 2-terminal ports (resistors, capacitors, inductors, transformers, gyrators), interconnected by connectors. The architecture of such circuits can be nicely described in terms of digraphs with

leaves, with 2-terminal ports in the edges, connectors in the vertices, and leaves for the external terminals.

Unfortunately, the set-up used in classical circuit theory has serious drawbacks. To begin with, important circuit elements, as transistors, do not consist of 2-terminal ports. Also, the interconnection of 2-terminal ports does not lead to circuits with 2-terminal ports. Such circuits need not even have an even number of terminals. This is illustrated by circuits, as Y's or Δ's, that have 3 external terminals. The terminal approach for the description of circuits is much more suited for hierarchical modeling [7] than the port description, even though, as we have seen, the latter leads to models that are more parsimonious in terms of the number of variables needed.

VIII. A CONJECTURE

We end this article with a conjecture concerning the existence of ports. Informally, it states that a connected RLC circuit forms a 1-port. In order to have a multiport, we need to use multiport building blocks, as transformers or gyrators. In order to make this into a precise conjecture, we need to introduce a bit of graph theory.

A *graph with leaves* is defined as $\mathscr{G} = (\mathbb{V}, \mathbb{E}, \mathbb{L}, f_{\mathbb{E}}, f_{\mathbb{L}})$, with $\mathbb{V}$ a finite set of vertices, $\mathbb{E}$ a finite set of edges, $\mathbb{L}$ a finite set of leaves, $f_{\mathbb{E}}$ the edge incidence map, and $f_{\mathbb{L}}$ the leaf incidence map. $f_{\mathbb{E}}$ maps each element $e \in \mathbb{E}$ into an unordered pair $[v_1, v_2]$, with $v_1, v_2 \in \mathbb{V}$, and $f_{\mathbb{L}}$ is a map from $\mathbb{L}$ to $\mathbb{V}$. A path from leaf $\ell_1 \in \mathbb{L}$ to leaf $\ell_2 \in \mathbb{L}$ is a sequence $(\ell_1, v_1, e_1, v_2, e_2, \ldots, v_n, e_n, v_{n+1}, \ell_2)$ with $v_m \in \mathbb{V}$ for $m = 1, 2, \ldots, n+1$, $e_m \in \mathbb{E}$ for $m = 1, 2, \ldots, n$, ℓ_1 incident to v_1, v_m, v_{m+1} incident to e_m for $m = 1, 2, \ldots, n+1$, and ℓ_2 incident to v_{n+1}. A graph with leaves is said to have *connected leaves* if there is a path between every pair of leaves.

We now define an RLC circuit. The architecture is defined by a graph with leaves $\mathscr{G} = (\mathbb{V}, \mathbb{E}, \mathbb{L}, f_{\mathbb{E}}, f_{\mathbb{L}})$. The leaves correspond to external terminals, and the vertices to connectors. Associate with each edge a positive linear resistor, or a positive linear capacitor, or a positive linear inductor.

In order to set up behavioral equations for this RLC circuit, choose a direction for each edge, and introduce the *edge adjacency matrix* $A_{\mathbb{E}}$ and the leaf adjacency matrix $A_{\mathbb{L}}$. $A_{\mathbb{E}}$ is an $|\mathbb{V}| \times |\mathbb{E}|$ matrix with as (i, j)-th entry, $+1$ if the j-th edge is not a self-loop and directed towards the i-th vertex, -1 if the j-th edge is not a self-loop and directed away from the i-th vertex, and 0 if the j-th edge is a self-loop or not adjacent to the i-th vertex. $A_{\mathbb{L}}$ is an $|\mathbb{V}| \times N$ matrix (assume that there are N leaves) with as (i, j)-th entry, $+1$ if the j-th leaf is adjacent to the i-th vertex, and 0 if the j-th leaf is not adjacent to the i-th vertex.

Introduce a potential for each vertex, a current in each edge (counted positive when it flows in the direction of the edge), and a potential and a current (counted positive when it flows into the adjacent edge) for each leaf. Organize these variables as the $|\mathbb{V}|$-dimensional vector $V_{\mathbb{V}}$, the $|\mathbb{E}|$-dimensional vector $I_{\mathbb{I}}$, and the N-dimensional vectors V and I.

Define further the diagonal $|\mathbb{E}| \times |\mathbb{E}|$ matrices Y and Z defined as follows. The diagonal entry of Y is 1 if the corresponding edge contains a resistor or an inductor, and $C\frac{d}{dt}$ if the corresponding edge contains a capacitor of value C. The diagonal entry of Z is R if the corresponding edge contains a resistor of value R, 1 if the corresponding edge contains a capacitor, and $L\frac{d}{dt}$ if the corresponding edge contains an inductor of value L.

The behavioral equations for the RLC circuit are the $|\mathbb{E}| + |\mathbb{V}| + N$ equations

$$\boxed{YA_{\mathbb{E}}^{\top}V_{\mathbb{V}} + ZI_{\mathbb{E}} = 0, \quad A_{\mathbb{E}}I_{\mathbb{E}} + A_{\mathbb{L}}I = 0, \quad A_{\mathbb{L}}^{\top}V_{\mathbb{L}} = V.} \quad \text{(RLC)}$$

The first set of equations are the constitutive equation for the resistor, capacitor, or inductor in the edges, the second set states that the sum of the currents that arrive in each connector vertex is zero, while the third set states that the potential of an external terminal is equal to the potential of the vertex to which the corresponding leaf is adjacent.

As is common in modeling from first principles, these $|\mathbb{E}| + |\mathbb{V}| + N$ equations contain $V_{\mathbb{V}}$, $I_{\mathbb{I}}$, $|\mathbb{E}| + |\mathbb{V}|$ auxiliary variables ('latent' variables in the language of behaviors), in addition to the $2N$ variables V and I ('manifest' variables in the language of behaviors) that the model aims at. These equations define the N-terminal electrical circuit $\left(\mathbb{R}, \mathbb{R}^{2N}, \mathscr{B}\right)$ with behavior

$$\mathscr{B} = \{(V, I) : \mathbb{R} \to \mathbb{R}^N \times \mathbb{R}^N \mid \exists\, V_{\mathbb{V}} : \mathbb{R} \to \mathbb{R}^{|\mathbb{V}|}, I_{\mathbb{E}} : \mathbb{R} \to \mathbb{R}^{|\mathbb{E}|} \text{ such that the equations (RLC) hold}\}.$$

Conjecture : Assume that the graph with leaves that defines the architecture of a linear N-terminal RLC circuit has connected leaves. Then this circuit has no ports other than the one consisting of the complete set of terminals $\{1, 2, \ldots, N\}$.

In [8], this conjecture is proven for resistive circuits.

Acknowledgment

The SISTA research program of the K.U. Leuven is supported by the Research Council KUL: GOA AMBioRICS, CoE EF/05/006 Optimization in Engineering (OPTEC), IOF-SCORES4CHEM; by the Flemish Government: FWO: projects G.0452.04 (new quantum algorithms), G.0499.04 (Statistics), G.0211.05 (Nonlinear), G.0226.06 (cooperative systems and optimization), G.0321.06 (Tensors), G.0302.07 (SVM/Kernel), G.0320.08 (convex MPC), G.0558.08 (Robust MHE), G.0557.08 (Glycemia2), G.0588.09 (Brain-machine) research communities (ICCoS, ANMMM, MLDM); G.0377.09 (Mechatronics MPC) and by IWT: McKnow-E, Eureka-Flite+, SBO LeCoPro, SBO Climaqs; by the Belgian Federal Science Policy Office: IUAP P6/04 (DYSCO, Dynamical systems, control and optimization, 2007-2011) ; by the EU: ERNSI; FP7-HD-MPC (INFSO-ICT-223854); and by several contract research projects.

REFERENCES

[1] B.D.O. Anderson, B. Vongpanitlerd, *Network Analysis and Synthesis. A Modern Systems Approach*, Prentice Hall, 1972.

[2] V. Belevitch, *Classical Network Theory*, Holden-Day, 1968.

[3] C.A. Desoer and E.S. Kuh, *Basic Circuit Theory*, McGraw-Hill, 1969.

[4] P.J. Gawthrop and G.P. Bevan, Bond-graph modeling, *Control Systems Magazine*, volume 27, pages 24–45, 2007.

[5] R.W. Newcomb, *Linear Multiport Synthesis*, McGraw-Hill, 1966.

[6] H.M. Paynter, *Analysis and Design of Engineering Systems*, MIT Press, 1961.

[7] J.C. Willems, The behavioral approach to open and interconnected systems, *Control Systems Magazine*, volume 27, pages 46–99, 2007.

[8] J.C. Willems and E. Verriest, The behavior of resistive circuits, *48-th IEEE Conference on Decision and Control*, Shanghai, December 2009.